OCERA Memory Protection
  OCERA Home  /  Download  /  Documents  /  Technical reports  /  Scheduling  /  OCERA Memory Protection (Abstract)
  Deliverables
    MS 1: First review 
    MS 2: Second review 
    MS 3: Milestone MS 3 
    MS 4: Third review 
    MS 5: Final Review 

  Documentation
    RTOS analysis  
    Architecture  
    Market analysis  
    Resource management  
    Scheduling  
    Fault-tolerance  
    Communication  
    Validation  
    Training and support  

  Technical reports
    RTOS analysis  
    Architecture  
    Scheduling  

  Dissemination
    Posters 
    Leaflets 
    Videos 

Memory protection in a threaded system

   Description
Author(s): Alfons Crespo (UPVLC), Ismael Ripoll (UPVLC), Miguel Masmano (UPVLC) and Vicente Esteve (UPVLC)
Keywords: Memory management, Stand alone systems, Threads, Embedded systems, Linux, Real-Time Linux
Description: This paper studies the memory protection mechanism that can be used in a threaded environment using different processor capabilities.
   General information
Participants: Universidad Politecnica de Valencia.
Workpackage: Development of real-time scheduling components (WP5)
Copyright: © 2004 OCERA Consortium
License: unknown
Last update: 2004/04/23
   Download
Formats: [PDF] 


© OCERA Project. webmaster@ocera.org
Maintained by: Sergio Sáez   Last update: Wed Jan 10 16:56:55 2007